Abstract-Mixed-criticality multicore system design must often guarantee both safety and high performance. Memory bandwidth regulation among different cores can be a useful tool for guaranteeing safety, as it mitigates the interference when accessing main memory. The use of mode changes and system models like Vestal's can help provide both safety, for critical functions, and scheduling performance, by efficiently utilising the platform. This work therefore combines per-core memory access regulation with the well-established Vestal model and improves on the state-of-the-art in two respects: 1) We allow the memory access budgets of the cores to be dynamically adjusted, when the system undergoes a mode change, reflecting the different needs in each mode, for better schedulability. 2) We devise memoryregulation-aware and stall-aware schedulability analysis for such systems, based on AMC-max. By comparison, the state-of-theart offered no option of dynamic adjustment of core budgets, and only offered regulation-aware schedulability analysis based on AMC-rtb, which is inherently more pessimistic. Finally, 3) we consider different task assignment and bandwidth allocation heuristics, to assess the improvement from the dynamic memory budgets and new analysis. Our results show improvements in schedulability ratio of up to 9.1% over the state-of-the-art.
I. INTRODUCTION
In mixed criticality systems (MCSs), functions of different criticality use the same hardware resources (e.g., cores, interconnects and memories). Since unpredictable interference from lower-criticality can be disastrous, this is traditionally avoided through rigid performance isolation [1] , which can be inefficient in utilising the platform. In response, new scheduling theory, such as Vestal's model [2] and its variants, tries to enable better performance guarantees without compromising safety. However, in multicores, resource sharing between cores, if unaccounted for, can cause unpredicable timing behavior [3] . With respect to main memory, different cores contending for the memory can cause stalling of execution on the core. Such stalling must often be kept low and must be upper-bounded, on grounds of safety and certifiability.
Memory contention can be mitigated by using regulation, which is the approach of the Single-Core Equivalence (SCE) framework [4] . Each core gets a periodically-replenished memory access budget. If a core attempts to issue more memory accesses than its budget, it gets temporarily stalled, until the next replenishment. This allows the worst-case memory stall per task to be upper-bounded and incorporated into the schedulability test. Yao et al. [5] did this for single-criticality systems. Recently [6] , we incorporated their contributions to the schedulability theory of mixed-criticality systems conforming to the most established variant [7] of Vestal's model. This model views the system operation as different modes (ordered lowest to highest). The set of tasks present in each mode is a subset of those present in the next-lowest mode. Different worst-case task execution times (WCETs) are assumed for the same task in each mode it is a part of, with corresponding degrees of confidence. This allows less rigorous (less costly) WCET estimation for lower-criticality tasks and higher utilisation, without compromising safety.
Compared to [6] , this work brings three new contributions. First, it permits the cores' memory access budgets to be dynamically adjusted at mode change, matching their different requirements in each mode, for better schedulability. Secondly, the memory-regulation-aware schedulability test devised as part of this work is based on AMC-max [8] , a more exact but more complex test, compared to AMC-rtb used in [6] . Finally, experiments with synthetic tasks and different task assignment and memory budget allocation heuristics, explore the improvement from the two first contributions.
II. RELATED WORK
The most established variant [7] of Vestal's model assumes that each task has a (design) criticality level and a set of WCETs -one for every criticality level not exceeding its own and non-decreasing with respect to the latter. For this model, Baruah et al. [8] devised Adaptive Mixed Criticality (AMC) scheduling and the notion of run-time system criticality level, set to the lowest criticality at startup. If a task exceeds its WCET for the system's current criticality level, the system stops all tasks with criticality equal to that level and increments its criticality level. Schedulability testing relies on fixedpriority worst-case response time (WCRT) analysis, using the appropriate task WCETs. Two tests are presented in [8] : AMCrtb and the tighter, but more complex, AMC-max. Fleming and Burns [9] extended AMC to an arbitrary number of criticality levels and showed that AMC-rtb approximates AMC-max fairly well. AMC-IA [10] slightly outperforms AMC-max.
Many works exist on mitigating interference on shared resources and integrating its effects to the schedulability analysis [4] , [5] , [11] - [16] . Yao et al. [5] offer stall-aware WCRT analysis for a platform where all cores undergo memory regulation. However, that work was criticality-agnostic or assumed (as in [16] ) critical and non-critical tasks do not use the same core. In comparison, in [6] , we ported the regulation scheme from [5] to Vestal's model, which allows both critical and non-critical tasks on the same core, for efficiency, without compromising the schedulability of the critical tasks and system safety. The present work further (i) integrates the regulation-awareness to a more accurate, but more computationally intensive, schedulability test (AMCmax) and (ii) generalises the model by allowing the cores' memory access budgets to be dynamically adjusted at mode change, according to their different needs in each mode. This dynamic reallocation of resources at mode change, is something we also explored with cache resources in [17] .
III. SYSTEM MODEL
Platform and memory regulation: We assume a platform with m identical cores that access the main memory via a single shared memory controller. A core can have multiple outstanding memory requests. Most of our assumptions are inspired by the SCE framework [4] -specifically Yao et al. [5] . The combined policy of both the memory controller and its interconnect is round-robin [5] , [18] . The last-level cache is either private or partitioned to each core. As in [5] , we assume each memory access takes a constant time of L. Memory accesses are regulated by software (e.g., [18] ) or hardware.
Each core i is assigned a pair of memory access budgets (Q Task model: We assume a set τ = {τ 1 , τ 2 , · · · , τ n } of n independent mixed-criticality sporadic tasks. Each task has a relative deadline D i , a minimum inter-arrival time T i . and a criticality level κ i . The tasks are partitioned to the cores offline; migrations are disallowed. Tasks on each core are premptively scheduled with fixed priorities. We consider the same Vestal mixed-criticality model as Baruah and Burns [8] , which views the system operation as different modes, whereby only tasks of certain criticality or higher execute. For each task, different WCET estimates are assumed with different confidence in their safety. For simplicity, we assume only two modes of operation (L-mode and H-mode). The L-mode WCET estimate (L-WCET) of a task τ i is denoted as C th regulation period, denoted as time s ≥s. Hence, H-jobs executing in the r th regulation period after the mode switch instant s on any core i, execute with a memory budget of Q L i till the budget-switch instant s (i.e., the start of the (r + 1) th regulation period). H-WCETs need not be specified for the L-tasks. The system is schedulable if no deadline is missed in L-mode and no H-task deadline is missed in H-mode (including H-tasks caught in the mode switch). This must be verifiable offline, via schedulability tests that use the respective WCET estimates and memory budgets for each mode.
We also denote by hpL(i) and hpH(i) the sets of L-and Htasks, respectively, with priority higher than task τ i . Moreover, 
If b> 1 m and r=
where,
All 3 cases consider an initial regulation stall of (P − Q), occuring in the worst case if a task is scheduled to run, but the core's budget is already exhausted. Since we are in the Lmode, Q = Q L . The above equations from [5] assume that a single task is running on the core, so it is never preeempted: at any time, it is either executing, accessing memory or stalled. In Section V, we state how this is relaxed, with a composite task modelling multiple tasks; additional intuition in [19] .
We now analyse the stall incurred by an H-task upon a mode switch, assuming that no other tasks are running on the same core. The stall expression developed will be used for response time analysis, as in [5] . Like Yao et al., we use L, the memory access latency, as the unit of time for all times, including P and Q. Therefore, we may refer to memory access time, C m , as the "number of memory accesses".
Let s be the mode switch instant. To simplify the mathematical expressions, s is measured relative to the beginning of the first regulation period after the release of the H-task under analysis, i.e. after the initial regulation stall, rather than relative to the task release, as done in [8] . Our goal is to upper bound the total stall, independently of the value of s. Our approach is to upper bound the stall in each of the following two phases: 1) before the mode switch, i.e. before s, and 2) after the mode switch, i.e. after s, for all possible values of s.
Let Stall and Stall
h be the stall in each of these phases, ignoring the initial regulation stall, which is added later. We independently bound the values of the stall in each of these phases, i.e. we compute ub(Stall ) and ub(Stall h ), where ub(X) denotes an upper-bound of parameter X. To compute these bounds, we use single-criticality stall analysis by Yao et al. [5] with the appropriate parameter values. For conciseness, in this section and the next, we refer it as Yao's analysis.
In this section, we assume that s occurs at a regulation period boundary. Therefore, s is a multiple of P . In Subsection V-C, we drop this assumption.
Let C m| (resp. C m|h ) be the memory access time in Lmode (resp. H-mode), i.e. before (resp. after) mode switch and C e| (resp. C e|h ) be the computation time in L-mode (resp. H-mode), i.e. before (resp. after) mode switch. Then:
To upper bound the stall after the mode switch, we use:
where single() is the worst-case stall according to [5] , ignoring the initial regulation stall and
where lb(X) denotes a lower-bound for parameter X. I.e., in (6) we use upper-bounds for C m|h and C e|h estimated using lower bounds for C m| and C e| , respectively. This is because of (4) and (5), and Yao's analysis shows that the stall is nondecreasing with both C m and C e .
So, the challenge is to compute expressions for the lower bounds. Since a non-stalled task must be either computing or accessing memory, we use the following lower bounds:
These are safe but pessimistic, especially lb(C m| ), since it is unlikely that Stall be maximum when C e| is also maximum.
Tight independent upper bounds for C e| and C m| are:
Note that s P · Q L is the value imposed by memory regulation: in L-mode the memory budget is Q L . Although taken independently these bounds are tight, it may be the case that they cannot both occur simultaneously.
These upper bounds can be used as C e and C m , respectively, in Yao's stall analysis to upper bound Stall . Moreover, the maximum stall in each regulation period is P −Q, hence:
where ub(C e| ) and ub(C m| ) are given by (9) and (10).
Thus, an upper bound of the stall of a non-preemptable Htask upon mode switch is given by:
where ub(Stall e ll) and ub(Stall h ) are given by (11) and (6).
V. SCHEDULABILITY ANALYSIS
We integrate the memory regulation related stalls in the AMC-max scheme by considering 3 cases: L-mode steady operation, H-mode steady operation and mode-switch operation.
Schedulability in L-mode is tested using Yao's analysis [5] , i.e., standard WCRT analysis with an added stall term, computed for a synthetic/composite task comprising all jobs running in the response time window of task τ i under analysis:
where R
L(k) i
denotes the response time value after k iterations, and Stall(R
) is the memory stall, computed using Yao's analysis [5] , with Q = Q L (omitting core index) and a composite task in L-mode with parameters C m = C m|L comp and
is initialised with the solution of Recurrence (12) without the stall term.
The worst-case response time in steady H-mode is computed similarly. The differences being that the composite task models the interference of only H-tasks whose priority at least that of τ i , and the stall term is computed using Q H rather than Q L .
To upper-bound the response time of an H-task τ i when a mode switch occurs s time units after its release, we extend standard AMC-max from [8] by adding a stall term:
where M (j, s, t) = min upperbounds the number of jobs of τ j in the interval(s, t).
As in [8] , (15) considers the interference of higher-priority L-jobs before the mode switch and the interference of higher priority H-jobs throughout τ i 's response time window. As in [8] , we take the maximum of the response times for all values of s. The additional stall term Stall(s, R
s(k) i
) considers the effect of the memory regulation mechanism in the WCRT of a H-task τ i and may differ for fixed (Q L = Q H ) and dynamic (Q L = Q H ) memory bandwidth allocation policies.
We next derive the stall term using the concept of equivalent composite/synthetic task both for static, i.e., unmodified upon mode switch, and for dynamic memory bandwidth policies.
A. Stall(s, R s i ) with static memory bandwidth allocation
In this case, the mode switch affects only the tasks that can execute, not the core's memory bandwidth, i.e. Q L = Q H . Therefore, we can use AMC-max analysis to derive the C m = C m|H comp , C e = C e|H comp parameters of the composite task as:
Yao's single-criticality stall expression [5] is applicable and therefore we use:
to compute the stall, which is then used in Recurrence (15).
B. Stall(s, R s i ) with dynamic memory bandwidth allocation
In this case, we use the stall analysis for mode switch presented in Section IV. However, that analysis can be applied directly only to a task that does not suffer interference from other tasks, i.e. only to the highest priority H-task, if its priority is also higher than that of all the L-tasks. Otherwise we need to use the concept of composite task.
The stall analysis of Section IV essentially upper bounds the stalls before and after the budget change of a single nonpreemptive H-task, by upper bounding the CPU execution and the memory access times in both phases, i.e. before and after the mode switch. The use of a synthetic task composed of task τ i and all the tasks with priority higher than τ i ensures that the synthetic task is non-preemptive. To upper bound the CPU execution and the memory accesses in each phase of the composite task we rely on AMC-max [8] .
However, we cannot use that analysis directly, as it does not compute the number of interfering H-jobs in L-mode independently of the number of interfering H-jobs in Hmode. Instead, it upper-bounds as M (k, s, R s i ) the number of interfering H-jobs in H-mode, and then subtracts it from the upper bound of the number of interfering H-jobs in the response time window. The number of interfering H-jobs in L-mode may hence be underestimated, thereby leading to an unsafe estimate of the stall term in (15) . For example: Example: Assume that Q H < Q L and that Q L /P < 1/m. This means that both in L-mode and in H-mode, Case 1 of Yao's stall analysis applies. I.e., that in both modes the worst-case stall occurs when the number of regulation stalls is maximum. Consider moving a job, with C m memory accesses, from H-mode to L-mode, thus increasing the number of memory accesses in L-mode and decreasing the number of memory accesses in H-mode by the same amount. Assume that these C m memory accesses suffered a contention stall in H-mode, but they lead to one additional regulation stall in L-mode. Thus the reduction in stall in H-mode is, according to Yao's stall analysis, C m · (m − 1), because the maximum contention stall is m − 1 (L time units). On the other hand the increase in stall in L-mode is
there is an additional regulation stall but some of the memory accesses that before the move suffered maximum contention stall, now occur in a period with a regulation stall. Therefore, there will be a reduction of Q − C m contention stalls in L-mode. Thus the move of one job from one mode to another will lead to higher contention if:
which holds by assumption. Thus, it is possible that moving some job from one mode to another, even with a larger memory budget, will lead to a larger total stall.
Because of this, to ensure safety, we compute the bound of interfering H-jobs in L-mode independently of bound of interfering H-jobs in H-mode, and therefore use the same expression to compute the number of interfering jobs in Lmode, independently of their criticality:
Applying single criticality stall analysis [5] to a composite task with these parameters and Q = Q L , yields an upper-bound of the stall in L-mode of task τ i , ignoring initial regulation stall.
To upper-bound the stall in H-mode, we use M (k, s, R s i ) as upper bound for the number of interfering H-jobs in H-mode. Therefore, the parameters of the equivalent synthetic task are:
Applying single-criticality stall analysis [5] to a composite task with the parameters given by (19) and (20) and Q = Q H , yields an upper-bound of the stall in H-mode of task τ i .
C. Dropping the s = s assumption
So far, we assumed that the mode switch instant s occurs at regulation period boundaries, i.e. that it coincides with budget change instant s , therefore the stall analysis assumes that, upon mode switch, all H-jobs execute with Q H in H-mode. If this is not the case, then some H-jobs may execute with Q L during the (s, s ) interval, despite already being in Hmode. However, Stall includes only the stall generated by H-jobs that are released up to s, whereas Stall h includes the stall of H-jobs that are released after s, but assuming that the memory bandwidth allocated is Q H . As a result, the total stall computed may be lower than the actual stall. Thus, to ensure that our analysis is safe, we assume that upon mode switch there is a regulation stall of s − s, similar to the initial regulation stall upon job release in Yao's analysis. Clearly this is safe: the stall in that interval cannot be larger.
VI. BANDWIDTH ALLOCATION AND TASK ASSIGNMENT
We devised the following task-to-core assignment and memory bandwidth allocation heuristics to explore the benefit of our analysis and the use dynamic memory budgets. We used Audsley's task priority assignment algorithm [20] , even if it is no longer necessarily optimal with an additional stall.
A. AMC-max Dominant
We call this heuristic "Dominant" because it initially attempts to assign tasks using static memory budgets across the mode switch and only attempts dynamic budgets if the previous strategy does not succeed. This heuristic has 3 stages:
Stage 1: This stage considers static memory budgets across the mode switch and uses stall-aware AMC-max analysis (from Section V) for feasibility testing. The task-to-core assignment is performed via Memory-Fit [17] . That is, the core i that needs the least increase in its Q i to accommodate a task, is chosen for its assignment. The memory bandwidth requirement of a core is determined using binary search over the available memory bandwidth range. This heuristic allows for uneven memory bandwidth assignment across cores. If a task cannot be assigned on any core, it is set aside for later stages and the next task is considered for allocation. Once no more tasks can be assigned, we enter a second stage:
Stage 2: Using sensitivity analysis, we "trim off" from each core, any memory bandwidth that was over-committed, in one of the modes, due to the static memory bandwidth allocation across the mode switch. This binary-search-based sensitivity analysis, mimimises the memory bandwidth in each mode of operation using the stall-aware AMC-max schedulability analysis, with Q ), while the other one stays fixed, or (ii) even increase one of them, if that allows decreasing the other budget by more than the same amount, given the interdependence of L-mode and H-mode memory budgets (Pareto principle). In any case, we have to consider multiple pairs and pick the one that minimises (21).
Stage 3:
We now try to assign any remaining tasks using Memory-Fit. In attempted assigments, the target core's Q L i
and Q H i are provisionally increased by the overall amounts reclaimed, for each mode respectively, from the preceding trimming. After every successful assignment, the additional memory is trimmed off again similarly, for reuse.
B. Single-Step
This heuristic is similar to the third stage of the previous heuristic. It assigns tasks to cores using Memory-Fit and the new stall-aware AMC-max analysis. After each assignment, the memory bandwidth is trimmed off from each mode of operation to be used by the next task. In the trimming process, there may be multiple feasible budgets pairs but pair minimising (21) is chosen. More details on trimming in [19] .
VII. EVALUATION
We implemented the analysis and allocation heuristics in a Java tool [21] and generated synthetic workloads as follows: Task periods are log-uniform distributed in the 10−100 msec range. We assume implicit deadlines (D i =T i ), even if our analysis holds for constrained deadlines (D i ≤ T i ). Uunifastdiscard [22] , [23] is used to generate the L-mode task utilisations (u . This reflects an assumption that most of the pessimism in the H-WCET estimates typically comes from reasoning about memory accesses, rather than computation.
We generate a task-set for a given target utilisation of U = y × m : y ∈ (0, 1]. We used different random class objects to generate random periods, utilisations and r. Each random class object is seeded with different odd number and reused in successive replications [24] . For each set of input parameters, we generate 1000 random task-sets. The ordering of the task set also has an impact on the schedulability ratio. By default, tasks are indexed in descending order of U L i . In our experiments, this performs better than descending order of (κ i , D i ), (κ i , U The state-of-the-art from [6] , for potentially uneven core budgets, but static across the mode switch. It uses Memory-Fit and stall-aware AMC-rtb analysis. For additional, worse-performing heuristics, see [19] .
Due to space constraints, in each plot we vary a single parameter; the rest are set to the defaults. We also condense the results into plots of weighted schedulability [25] , [26] ( Fig. 1-6) . Surprisingly, AMC-rtb-static and AMC-max-static perform quite well -a testament to their task-to-core allocation heuristic (Memory-Fit). AMC-max-dynamic-dominant, which uses Memory-Fit plus dynamic memory budgets dominates AMC-max-static, which in turn outperforms AMC-rtb-static. We observed an absolute difference of 9% in the pure schedulability ratios of AMC-max-dynamic-dominant vs AMC-maxstatic and 1.2% in weighted schedulability ratio. Similarly, maximum achieved absolute difference in schedulability ratios of AMC-max-dynamic-dominant and AMC-rtb is 9.1%, and 1.3% in terms of weighted schedulability. Dynamic-singlestep outperforms AMC-rtb-static and AMC-max-static in most cases, but it loses out to AMC-max-dynamic-dominant, because of the inefficiency of the greedy budget trimming.
In Figure 6 , values of 0 to 4 represent a sorting of the task sets in descending order of (κ i , D i ), (κ i , U 
VIII. CONCLUSIONS
This work improved on the state-of-the-art for memoryregulation-aware mixed-criticality multicore scheduling theory by coming up with tighter AMC-max-based schedulability analysis and the possibility of dynamic adjustment of core memory budgets. Experiments with different heuristics using synthetic task sets showed an improvement of up to 9.1% in terms of pure scheduling ratio over state-of-the-art. We consider this as one more step towards predictable mixedcriticality systems with good scheduling performance.
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